Vertical deflection and guard circuit (90°)

Dual 16-bit DAC (economy version) (I2S input format)

2 x 40 W/2 W stereo BTL car radio power amplifier with diagnostic facility

Low Power Quad J-FET Operational Amplifiers

Synchronization circuit with synchronized vertical divider system for 60 Hz