

No. 4469A

LA4805V

SANYO**3 V Stereo Headphone Power Amplifier****Overview**

The LA4805V is a power IC developed for use in stereo headphones. It includes low frequency enhancement, beep function and output control circuits on-chip. Furthermore, the LA4805V realizes a high S/N ratio, a high ripple exclusion ratio, and low current drain.

Functions

- Stereo headphone power amplifier
- Low frequency enhancement (L.BOOST)
- Beep amplifier
- Output suppression circuit (PVSS)
- Power switch
- Muting switch

Features

- Low current drain (8.3 mA typical)
- High S/N ratio (90 dB typical, 13 μ V)
- High ripple exclusion ratio (75 dB typical)
- No output electrolytic capacitors required
- Ultra-miniature package (SSOP-30)

Specifications**Maximum Ratings at Ta = 25°C**

Parameter	Symbol	Condition	Rating	Unit
Maximum supply voltage	V _{CC} max		4.5	V
Allowable power dissipation	P _d max		500	mW
Operating temperature	T _{opr}		-15 to +50	°C
Storage temperature	T _{stg}		-40 to +150	°C


Operating Conditions at Ta = 25°C

Parameter	Symbol	Condition	Rating	Unit
Recommended supply voltage	V _{CC}		3.0	V
Recommended load resistance	R _L		16 to 32	Ω
Operating supply voltage range	V _{CC} op		1.8 to 3.6	V

Package Dimensions

unit: mm

3191-SSOP30


**SANYO Electric Co., Ltd. Semiconductor Business Headquarters**

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN


Operating Characteristicsat $T_a = 25^\circ\text{C}$, $V_{CC} = 3.0 \text{ V}$, $f = 1 \text{ kHz}$, $0.775 \text{ V} = 0 \text{ dBm}$, $R_L = 10 \text{ k}\Omega$ (L.B), $R_L = 16 \Omega$ (PWR)

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
[L BOOST + PVSS + PWR]						
Quiescent current	I_{CCO1}	IC off		0.05	1.0	μA
	I_{CCO2}	Muting on	1.0	2.7	5.0	mA
	I_{CCO3}	$R_g = 0$, L.BST/PVSS off	4.0	8.3	12.0	mA
	I_{CCO4}	$R_g = 0$, L.BST/PVSS on	4.5	8.6	12.5	mA
[PWR AMP]						
Output power	P_O	THD = 10%	15	25		mW
Voltage gain	V_{G1}	$V_O = -10 \text{ dBm}$	15.7	17.7	19.7	dB
Channel balance	V_{BL}	$V_O = -10 \text{ dBm}$	-1	0	1	dB
Total harmonic distortion	THD1	$V_O = 0.35 \text{ V}$		0.1	0.3	%
Output noise voltage	V_{NO1}	$R_g = 0$, DIN AUDIO		13	25	μV
Crosstalk	CT1	$V_O = -10 \text{ dBm}$, TUN = 1 kHz, $R_g = 0$	35	45		dB
Ripple exclusion ratio	SVRR1	$V_{CC} = 1.8 \text{ V}$, $f = 100 \text{ Hz}$, $V_R = -20 \text{ dBm}$, TUN = 100 Hz	60	75		dB
Muting attenuation	ATT_M	THD = 1%, $R_g = 0 \text{ k}\Omega$	80	90		dB
Beep output	V_O BEEEP	$V_{IN} = -16 \text{ dBm}$ (sine wave)	1.0	3.0		mV
Output current offset	$V_{DC\ OFF}$	$V_{IN} = 0 \text{ V}$, $R_g = 0$	-20	0	20	mV
Input resistance	R_i		7	10	13	$\text{k}\Omega$
[L BOOST]						
Voltage gain	V_{G2}	$V_{IN} = -30 \text{ dBm}$, boost on/off	-3.2	-5.2	-7.2	dB
Boost*	L.BTS1	$V_{IN} = -30 \text{ dBm}$, $f = 100 \text{ Hz}$, boost on	13	15	17	dB
	L.BTS2	$V_{IN} = -30 \text{ dBm}$, $f = 10 \text{ kHz}$, boost on	3	5	7	dB
Maximum output voltage	V_O max	THD = 1%, boost on	0.2	0.4	0.6	V
Total harmonic distortion	THD2	$V_O = 0.1 \text{ V}$, boost on		0.085	0.25	%
Crosstalk	CT2	$V_O = -20 \text{ dBm}$, $R_g = 0$, boost on	25	30		dB
Output noise voltage	V_{NO2}	$R_g = 0$, boost off		3	10	μV
Ripple exclusion ratio	SVRR2	$R_g = 0$, $f = 100 \text{ Hz}$, $V_g = -20 \text{ dBm}$, boost on	50	60		dB
[L BOOST + PWR]						
Voltage gain	V_{G3}	$V_{IN} = -30 \text{ dBm}$, $f = 1 \text{ kHz}$, boost on/off	8	10	12	dB
Output voltage	V_O 1	$V_{IN} = -30 \text{ dBm}$, $f = 100 \text{ Hz}$, boost on	0.13	0.23	0.33	V
Total harmonic distortion	THD3	$V_{IN} = -30 \text{ dBm}$, $f = 100 \text{ Hz}$, boost on		0.14	0.5	%
Crosstalk	CT3	$V_O = -20 \text{ dBm}$, $R_V = 0 \Omega$, boost on	25	32.5		dB
[L BOOST + PVSS + PWR]: When V_O1 is maximum						
PVSS voltage	V_O PVSS2	$V_{IN} = -30 \text{ dBm}$, PVSS2	-32.5	-37.5	-42.5	dBm
PVSS width	V_O PVSS W	The input amplitude when the output is +3 dB over the starting point	25	30	35	dB
PVSS distortion	THD PVSS	$V_{IN} = -40 \text{ dBm}$, PVSS2		0.55	2.0	%
PVSS starting input	V_{IN} PVSS	PVSS2	-41	-46	-51	dBm

Note: * Boost levels relative to 1 kHz




Pin Assignment and Block Diagram



A01329

Unit (resistance: Ω)


Test Circuit



A01330

Unit (resistance: Ω, capacitance: F)







Application Circuit



A01331

Unit (resistance: Ω, capacitance: F)







Pin Functions and Equivalent Circuits ($V_{CC} = 3.0$ V)Unit (resistance: Ω)

Pin No.	Symbol	V_{DC} (V)	Equivalent circuit	Pin function
1	PWR SW	0 to 0.7	 A01332	• Applying V_{CC} to pin 1 turns the IC power on.
2 4	IN 2 IN 1	1.1 1.1	 A01333	• Low boost input pin
3 5	H.P 1 H.P 2	1.1 1.1	 A01334	• High-pass input pin
6	PRE GND			
7 8	MIX OUT 1 MIX OUT 2	1.1 1.1	 A01335	• Low boost and buffer output pin
9 11	PWR IN 1 PWR IN 2	1.1 1.1	 A01336	• Power input pin • The input resistance is 10 k Ω .
10	PWR IN C	1.1	 A01337	• Power amp common input pin • Connect to V_{ref} in normal operation

Continued on next page.

Continued from preceding page.

Unit (resistance: Ω , capacitance: F)







Pin No.	Symbol	V_{DC} (V)	Equivalent circuit	Pin function
12	$V_{REF\ OUT}$	1.1	 A01338	• Fixed bias of 1.1 V
13	$V_{REF\ CONT}$	1.1	 A01339	• The $V_{REF\ CONT}$ pin, 1.1 V
14	DET 1	0 to 1.3	 A01340	• AVLS operates at 0.65 V or higher.
15	Beep IN	1.1	 A01341	• Beep input pin • Only operates when the muting function is on.
16	R.F CONT	2.2	 A01342	• The R.F. CONT pin
17	R.F OUT	2.65	 A01343	• Set to a bias of about 0.88 times V_{CC} .

Continued on next page.

LA4805V

Continued from preceding page.




Unit (resistance: Ω , capacitance: F)

Pin No.	Symbol	V_{DC} (V)	Equivalent circuit	Pin function
18	PVSS S.C	0 to 0.7	 A01344	<ul style="list-style-type: none"> Smoothing pin used when PVSS is turned on and off.
19	PVSS SW	0 to 1.1	 A01345	<ul style="list-style-type: none"> PVSS is turned on by the power output signal, and turned off when grounded.
20	V_{CC}			
21	PWR OUT 2	1.1		
22	PWR OUT C	1.1		
24	PWR OUT 1	1.1	 A01346	<ul style="list-style-type: none"> The power output pins The LA4805V drives headphones with pin 22 used as a common center. (No electrolytic capacitors are used in the output.)
23	PWR GND			
25	LOW BOOST SW	0 to 1.0	 A01347	<ul style="list-style-type: none"> The low boost function is turned on when this pin is floating and turned off when it is connected to Vref.
26	DET 2	0.5 to 1.3	 A01348	<ul style="list-style-type: none"> ALC operates at 0.65 V or higher.
27	L.P 2	1.1	 A01349	<ul style="list-style-type: none"> Low boost secondary low pass pin

Continued on next page.

Continued from preceding page.

Unit (resistance: Ω)

Pin No.	Symbol	V_{DC} (V)	Equivalent circuit	Pin function
28	LOW BOOST NF	1.1	 A01350	<ul style="list-style-type: none"> • Low boost NF pin
29	L.P 1	1.1	 A01351	<ul style="list-style-type: none"> • Low boost primary low pass pin
30	MUTE SW	0 to 2.2	 A01352	<ul style="list-style-type: none"> • The muting function is on when this pin is floating and off when connected to V_{CC} through a 100 kΩ resistor.

External Component Functions: Recommended values are indicated in parentheses.

- C1, C3 (1 to 4.7 μ F)

Input coupling capacitors

- C2, C4 (2200 pF)

Input high pass capacitors. The high region gain when low boost is on is determined by the IC internal 18 k Ω resistance and these external 2200 pF capacitors.

- C5, C6 (0.1 to 1 μ F)

Mixer amplifier to power amplifier coupling capacitors

- C7, C8 (3.3 to 10 μ F)

Reference bias (Vref) decoupling capacitors

- C9 (10 to 22 μ F)

Determines the PVSS recovery time.

- C10 (0.1 to 1 μ F)

Beep input coupling capacitor. Be sure that this capacitor does not attenuate the beep signal.

- C11, C12 (4.7 to 10 μ F)

Ripple filter capacitors. Care is required selecting their value, since although increasing the capacitance increases the ripple exclusion ratio, it also increases the rise time when the power is turned on.

- C13 (3.3 to 4.7 μ F)

Smoothing capacitor for PVSS on/off switching noise

- C14 (0.22 to 0.47 μF)

Coupling capacitor that accepts the power output signal and inputs that signal to the PVSS function.

- C15 (220 μF)

Power supply line decoupling capacitor

- C16, C17, C18 (0.22 to 0.47 μF)

Oscillation suppression capacitors. We recommend using film capacitors.

- C19 (2.2 to 4.7 μF)

Smoothing capacitor for low boost on/off switching noise

- C20 (3.3 to 4.7 μF)

Determines the low boost attack time. Increasing the capacitance increases the attack time.

- C21, C23 (0.1 μF)

Low pass capacitors used with the low boost function

- C22 (2.2 to 4.7 μF)

Low boost amplifier NF capacitor. Values in excess of the recommended range will slow the low boost amplifier's rise time and may cause noise spikes.

- C24 (0.1 to 1.0 μF)

Determines the muting time. See the "IC Usage Notes" section for a discussion of the muting time when the capacitor C24 value is varied.

- R1, R2 (10 k Ω)

Mixer amplifier load resistance and power input adjustment potentiometer.

- R3 (100 k to 1 M Ω)

Smoothing resistor for PVSS on/off switching noise

- R4 (50 k to 200 k Ω)

PVSS level adjustment resistor

- R5, R6, R7 (1 to 4.3 Ω)

Power amplifier oscillation suppression capacitors. We recommend using film capacitors.

- R8, R9 (15 k Ω)

Power output signal bias resistor for PVSS operation

- R10 (20 k Ω)

Determines the pin 25 bias when low boost is off.

- R11 (1.5 k to 2.2 k Ω)

Determines the low boost amplifier's voltage gain.


- R12 (100 k Ω)

Determines the pin 30 bias when muting is off (and PWR is on).

We recommend using a 100 k Ω resistor for R12, since the muting switch pin (pin 30) threshold area is determined by this (100 k Ω) resistance and the IC's internal 300 k Ω resistance.

Usage Notes and Operating Principles

1. Beep function operating principles



- The figure above shows the beep function block, which is designed to operate when muting is on, i.e., when pin 16 is open.

The output voltage generated at R_L at that time is given by the following equation.



$$V_O = \frac{R_L}{R_L + 3k + 1k} \times V_A$$

For example, when R_L is 16 Ω and V_A is 0.5 V: (V_A is adjusted by the pin 9 input level.)

$$V_O = \frac{16 \Omega}{16 \Omega + 3k + 1k} \times 0.5 \text{ V} \approx 2 \text{ mV}$$

- While the beep output V_O is determined by the formula above, it is influenced by the capacitor and resistor used to form the PWR output oscillation suppression function. Therefore, when using the beep function, it is necessary to make the impedance due to the pin 13 capacitor C_{10} smaller than the impedance of capacitors C_9 and C_{10} on pins 12 and 15, since pin 13 is a common output. Which is to say, the capacitor C_{10} must be larger than the capacitors C_9 and C_{10} .

2. Muting time




- The figure above shows the waveform when the muting function is turned on and off. The t_s on and off times here can be changed by the capacitor C_r on pin 16. While the recommended value for C_r is 1 μF, note that reducing this value can lead to increased impulse ("pop") noise.

- The table below lists the t_s on and off times for different values of C_r .



C_r	t_s OFF	t_s ON
0.1 μF	15 ms	3.2 ms
1.0 μF	150 ms	30 ms
2.2 μF	300 ms	56 ms

3. Boost level when the low boost function and PVSS are on




- Normally, the 100 Hz boost level with respect to 1 kHz is 15 dB when low boost is on. However, the LA4805V is designed so that the 100 Hz boost level with respect to 1 kHz is 9 dB when both PVSS and low boost are on. PVSS is turned on when the power output is input to pin 19, and the low boost level is determined by adjusting the DET as shown by the dotted lines in the figure. (See the separately provided detailed data describing the state where both low boost and PVSS are on.)

- The graphs below give a simplified view of the fi-VG characteristics.




A01354





4. PVSS

Unit (resistance: Ω , capacitance: F)


- As shown in the figure above, PVSS is designed so that PVSS is operated and turned on by inputting to pin 19 the mixed power outputs through $15\text{ k}\Omega$ resistors. When this input is grounded, PVSS is turned off.
- PVSS switching can be changed by an IC internal $30\text{ k}\Omega$ resistor and an external ($150\text{ k}\Omega$) resistor. When this function is used, V_O is set to 45 mV by passing the mixed signal through a $150\text{ k}\Omega$ resistor at PVSS1, and is set to 10 mV by passing the mixed signal through only the $0.22\text{ }\mu\text{F}$ capacitor at PVSS2. (Detailed data is provided separately.)
- The graph below gives a simplified view of the V_i - V_O characteristics and the output V_O when R_P is varied.











R_P	V_O
$50\text{ k}\Omega$	25 mV
$100\text{ k}\Omega$	35 mV
$150\text{ k}\Omega$	46 mV
$200\text{ k}\Omega$	56 mV




LA4805V



LA4805V



LA4805V



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.