National Semiconductor

## LM78S40 **Universal Switching Regulator Subsystem**


## **General Description**

The LM78S40 is a monolithic regulator subsystem consisting of all the active building blocks necessary for switching regulator systems. The device consists of a temperature compensated voltage reference, a duty-cycle controllable oscillator with an active current limit circuit, an error amplifier, high current, high voltage output switch, a power diode and an uncommitted operational amplifier. The device can drive external NPN or PNP transistors when currents in excess of 1.5A or voltages in excess of 40V are required. The device can be used for step-down, step-up or inverting switching regulators as well as for series pass regulators. It features wide supply voltage range, low standby power dissipation, high efficiency and low drift. It is useful for any stand-alone, low part count switching system and works extremely well in battery operated systems.

### Features


- Step-up, step-down or inverting switching regulators
- Output adjustable from 1.25V to 40V
- Peak currents to 1.5A without external transistors
- Operation from 2.5V to 40V input
- Low standby current drain
- 80 dB line and load regulation
- High gain, high current, independent op amp
- Pulse width modulation with no double pulsing

## **Block and Connection Diagrams**



## **Ordering Information**

Part Number	NS Package	Temperature Range
LM78S40J/883	J16A Ceramic DIP	-55°C to +125°C
LM78S40N	N16E Molded DIP	-40°C to +125°C
LM78S40CN	N16E Molded DIP	0°C to +70°C



©1995 National Semiconductor Corporation TL/H/10057 RRD-B30M115/Printed in U. S. A.

LM78S40 Universal Switching Regulator Subsystem

November 1994

If Military/Aerospace specified devic please contact the National Semi- Office/Distributors for availability and	conductor Sales	Common Mode Input Range (Comparator and Op Amp) Differential Input Voltage	-0.3 to V $+$
Storage Temperature Range		(Note 3)	$\pm 30V$
	−65°C to +175°C −65°C to +150°C	Output Short Circuit Duration (Op Amp)	Continuous
Operating Temperature Range		Current from V <sub>REF</sub>	10 mA
	-55°C to +125°C -40°C to +125°C 0°C to +70°C	Voltage from Switch Collectors to GND	40V
Lead Temperature Ceramic DIP (Soldering, 60 sec.)	300°C	Voltage from Switch Emitters to GND	40V
Molded DIP (Soldering, 10 sec.)	265°C	Voltage from Switch Collectors to Emitter	40V
Internal Power Dissipation (Notes 1, 2) 16L-Ceramic DIP	1.50W	Voltage from Power Diode to GND	40V
16L-Molded DIP	1.04W	Reverse Power Diode Voltage	40V
Input Voltage from V <sub>IN</sub> to GND	40V	Current through Power Switch	1.5A
Input Voltage from V <sup>+</sup> (Op Amp) to GND	40V	Current through Power Diode	1.5A
		ESD Susceptibility	(to be determined)

## LM78S40

**Electrical Characteristics**  $T_A$  = Operating temperature range,  $V_{IN}$  = 5.0V, V<sup>+</sup>(Op Amp) = 5.0V, unless otherwise specified. (Note 4)


Symbol	Parameter	Conditions		Min	Тур	Max	Units
GENERA	L CHARACTERISTICS						
Icc	Supply Current	$V_{IN} = 5.0V$			1.8	3.5	mA
	(Op Amp Disconnected)	Disconnected) $V_{IN} = 40V$			2.3	5.0	mA
Icc	Supply Current	$V_{IN} = 5.0V$				4.0	mA
	(Op Amp Connected)	$V_{IN} = 40V$				5.5	mA
REFEREN	ICE SECTION						
V <sub>REF</sub>	Reference Voltage	$I_{REF} = 1.0 \text{ mA}$	$ \begin{array}{l} \mbox{Extend} -55^\circ\mbox{C} < \mbox{T}_A < +125^\circ\mbox{C}, \\ \mbox{Comm} \ 0 < \mbox{T}_A < +70^\circ\mbox{C}, \\ \mbox{Indus} -40^\circ\mbox{C} < \mbox{T}_A < +85^\circ\mbox{C} \end{array} $	1.180	1.245	1.310	v
V <sub>R LINE</sub>	Reference Voltage Line Regulation		$V_{IN} = 3.0V \text{ to } V_{IN} = 40V,$ $I_{REF} = 1.0 \text{ mA}, T_A = 25^{\circ}\text{C}$		0.04	0.2	mV/V
V <sub>R LOAD</sub>	Reference Voltage Load Regulation	$I_{REF} = 1.0 \text{ mA to } I_{REF} = 10 \text{ mA},$ $T_A = 25^{\circ}C$			0.2	0.5	mV/mA
OSCILLA	TOR SECTION						
I <sub>CHG</sub>	Charging Current	$V_{IN} = 5.0V, T_A$	= 25°C	20		50	μΑ
I <sub>CHG</sub>	Charging Current	$V_{IN} = 40V, T_A = 25^{\circ}C$		20		70	μΑ
<b>I</b> DISCHG	Discharge Current	$V_{IN} = 5.0V, T_A = 25^{\circ}C$		150		250	μΑ
<b>I</b> DISCHG	Discharge Current	$V_{IN} = 40V, T_A = 25^{\circ}C$		150		350	μΑ
V <sub>OSC</sub>	Oscillator Voltage Swing	$V_{IN} = 5.0V, T_A = 25^{\circ}C$			0.5		V
t <sub>on</sub> /t <sub>off</sub>	Ratio of Charge/ Discharge Time				6.0		μs/μs

	eperaling remperature riange,	$V_{IN} = 5.0V, V^+(Op Amp) = 5.0V, unless other$				
Symbol	Parameter	Conditions	Min	Тур	Max	Units
CURREN	NT LIMIT SECTION					
V <sub>CLS</sub>	Current Limit Sense Voltage	$T_A = 25^{\circ}C$	250		350	mV
OUTPUT	SWITCH SECTION					
V <sub>SAT 1</sub>	Output Saturation Voltage 1	I <sub>SW</sub> = 1.0A <i>(Figure 1)</i>		1.1	1.3	V
V <sub>SAT 2</sub>	Output Saturation Voltage 2	I <sub>SW</sub> = 1.0A (Figure 2)		0.45	0.7	V
h <sub>FE</sub>	Output Transistor Current Gain	$I_{C} = 1.0A, V_{CE} = 5.0V, T_{A} = 25^{\circ}C$		70		
۱L	Output Leakage Current	$V_{O} = 40V, T_{A} = 25^{\circ}C$		10		nA
POWER	DIODE					
V <sub>FD</sub>	Forward Voltage Drop	I <sub>D</sub> = 1.0A		1.25	1.5	V
I <sub>DR</sub>	Diode Leakage Current	$V_{D} = 40V, T_{A} = 25^{\circ}C$		10		nA
COMPA	RATOR					
V <sub>IO</sub>	Input Offset Voltage	$V_{CM} = V_{REF}$		1.5	15	mV
I <sub>IB</sub>	Input Bias Current	$V_{CM} = V_{REF}$		35	200	nA
IIO	Input Offset Current	$V_{CM} = V_{REF}$		5.0	75	nA
V <sub>CM</sub>	Common Mode Voltage Range	$T_A = 25^{\circ}C$	0		V <sub>IN</sub> -2	V
PSRR	Power Supply Rejection Ratio	$V_{IN} = 3.0V$ to 40V, $T_A = 25^{\circ}C$	70	96		dB
OPERAT	TIONAL AMPLIFIER					
VIO	Input Offset Voltage	$V_{CM} = 2.5V$		4.0	15	mV
IIB	Input Bias Current	$V_{CM} = 2.5V$		30	200	nA
IIO	Input Offset Current	$V_{CM} = 2.5V$		5.0	75	nA
$A_{VS}^+$	Voltage Gain+	$R_L = 2.0 k\Omega$ to GND; V <sub>O</sub> = 1.0V to 2.5V, T <sub>A</sub> = 25°C	25	250		V/mV
$A_{VS}^{-}$	Voltage Gain -		25	250		V/mV
V <sub>CM</sub>	Common Mode Voltage Range	$T_A = 25^{\circ}C$	0		$V_{CC} - 2$	V
CMR	Common Mode Rejection	$V_{CM} = 0V \text{ to } 3.0V, T_A = 25^{\circ}C$	76	100		dB
PSRR	Power Supply Rejection Ratio	$V^+$ (Op Amp) = 3.0V to 40V, $T_A = 25^{\circ}C$	76	100		dB
IO+	Output Source Current	$T_A = 25^{\circ}C$	75	150		mA
I <sub>0</sub> -	Output Sink Current	$T_A = 25^{\circ}C$	10	35		mA
SR	Slew Rate	$T_A = 25^{\circ}C$		0.6		V/µs
VOL	Output Voltage LOW	$I_{L} = -5.0 \text{ mA}, T_{A} = 25^{\circ}\text{C}$			1.0	V
V <sub>OH</sub>	Output Voltage High	$I_{\rm L} = 50 \text{ mA}, T_{\rm A} = 25^{\circ}\text{C}$	V + (Op Amp) - 3V			v

Note 1:  $T_{J Max} = 150^{\circ}C$  for the Molded DIP, and 175°C for the Ceramic DIP.

Note 2: Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C. Note 3: For supply voltages less than 30V, the absolute maximum voltage is equal to the supply voltage.

Note 4: A military RETS specification is available on request. At the time of printing, the LM78S40 RETS specification complied with the Min and Max limits in this table. The LM78S40J may also be procured as a Standard Military Drawing.



## **Functional Description**

#### SWITCHING FREQUENCY CONTROL

The LM78S40 is a variable frequency, variable duty cycle device. The initial switching frequency is set by the timing capacitor. (Oscillator frequency is set by a single external capacitor and may be varied over a range of 100 Hz to 100 kHz). The initial duty cycle is 6:1. This switching frequency and duty cycle can be modified by two mechanisms—the current limit circuitry (I<sub>pk sense</sub>) and the comparator.

The comparator modifies the OFF time. When the output voltage is correct, the comparator output is in the HIGH state and has no effect on the circuit operation. If the output voltage is too high then the comparator output goes LOW. In the LOW state the comparator inhibits the turn-on of the output stage switching transistors. As long as the comparator is LOW the system is in OFF time. As the output current rises the OFF time decreases. As the output current nears its maximum the OFF time approaches its minimum value. The comparator can inhibit several ON cycles, one ON cycle or any portion of an ON cycle. Once the ON cycle has begun the comparator cannot inhibit until the beginning of the next ON cycle.

The current limit modifies the ON time. The current limit is activated when a 300 mV potential appears between lead 13 (V<sub>CC</sub>) and lead 14 (l<sub>pk</sub>). This potential is intended to result when designed for peak current flows through R<sub>SC</sub>. When the peak current is reached the current limit is turned on. The current limit circuitry provides for a quick end to ON time and the immediate start of OFF time.

Generally the oscillator is free running but the current limit action tends to reset the timing cycle.

Increasing load results in more current limited ON time and less OFF time. The switching frequency increases with load current.

# USING THE INTERNAL REFERENCE, DIODE, AND SWITCH

The internal 1.245V reference (pin 8) must be bypassed, with 0.1  $\mu F$  directly to the ground pin (pin 11) of the LM78S40, to assure its stability.

 $V_{\text{FD}}$  is the forward voltage drop across the internal power diode. It is listed on the data sheet as 1.25V typical, 1.5V maximum. If an external diode is used, then its own forward voltage drop must be used for  $V_{\text{FD}}.$ 

 $V_{SAT}$  is the voltage across the switch element (output transistors Q1 and Q2) when the switch is closed or ON. This is listed on the data sheet as Output Saturation Voltage.

"Output saturation voltage 1" is defined as the switching element voltage for Q2 and Q1 in the Darlington configuration with collectors tied together. This applies to *Figure 1*, the step down mode.

"Output saturation voltage 2" is the switching element voltage for Q1 only when used as a transistor switch. This applies to *Figure 2*, the step up mode.

For the inverting mode, *Figure 3*, the saturation voltage of the external transistor should be used for  $V_{SAT}$ .





FIGURE 1. Typical Step-Down Regulator and Operational Performance ( $T_A = 25^{\circ}C$ )

Characteristic	Condition	Typical Value
Output Voltage	I <sub>O</sub> = 200 mA	10V
Line Regulation	$20V \leq V_{I} \leq 30V$	1.5 mV
Load Regulation	$\begin{array}{l} \text{5.0 mA} \leq \text{I}_{O} \\ \text{I}_{O} \leq \text{300 mA} \end{array}$	3.0 mV
Max Output Current	$V_{O} = 9.5V$	500 mA
Output Ripple	I <sub>O</sub> = 200 mA	50 mV
Efficiency	I <sub>O</sub> = 200 mA	74%
Standby Current	$I_{O} = 200 \text{ mA}$	2.8 mA

Note A: For  ${\rm I}_{\rm O} \geq$  200 mA use external diode to limit on-chip power dissipation.



Standby Current


 $I_{O} = 100 \text{ mA}$ 

2.3 mA


2.6 mA

Standby Current

 $I_{\text{O}}=50\ \text{mA}$ 







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications