TDA6101Q

FEATURES

- High bandwidth and high slew rate
- No external heatsink required
- Black-current measurement output for Automatic Black-current Stabilization (ABS)
- Two cathode outputs; one for DC currents, and one for transient currents
- A feedback output separated from the cathode outputs
- Internal protection against positive appearing Cathode-Ray Tube (CRT) flashover discharges
- ESD protection
- · Simple application with a variety of colour decoders
- Differential input with a designed maximum common mode input capacitance of 3 pF, a maximum differential mode input capacitance of 0.5 pF and a differential input voltage temperature drift of 20 μ V/K
- Defined switch-off behaviour.

QUICK REFERENCE DATA

SYMBOL CONDITIONS MIN. UNIT PARAMETER TYP. MAX. high level supply voltage 0 250 V V_{DDH} 0 14 V VDDL low level supply voltage 3.5 quiescent high voltage supply current $V_{oc} = 0.5 V_{DDH}$ 4.4 5.5 mΑ IDDH I_{DDL} quiescent low voltage supply current $V_{oc} = 0.5 V_{DDH}$ 2.2 2.8 3.5 mΑ VI input voltage 0 V_{DDL} V V V_{oc}, V_{fb} output voltage VDDL V_{DDH} _ T_{stg} storage temperature -55 +150 °C operating ambient temperature -20 +65 °C Tamb

GENERAL DESCRIPTION

colour CRT.

The TDA6101Q is a video output amplifier with 9 MHz bandwidth. The device is contained in a single in-line 9-pin

medium power (DBS9MPF) package, using high-voltage

DMOS technology, intended to drive the cathode of a

ORDERING INFORMATION

		PACKAGE			
	NAME	DESCRIPTION	VERSION		
TDA6101Q	DBS9MPF	plastic DIL-bent-SIL medium power package with fin; 9 leads	SOT111-1		

TDA6101Q

BLOCK DIAGRAM



TDA6101Q

Video output amplifier

PINNING

SYMBOL PIN		DESCRIPTION		
V _{ip}	1	non-inverting voltage input		
V _{DDL}	2	supply voltage LOW		
V _{in}	3	inverting voltage input		
GND 4		ground, substrate		
I _{om}	5	black current measurement		
V _{DDH} 6		supply voltage HIGH		
V _{cn}	7	cathode transient voltage output		
V _{oc} 8 cathode DC voltage out		cathode DC voltage output		
V _{fb}	9	feedback voltage output		



TDA6101Q

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages measured with respect to GND (pin 4); currents as specified in Fig.1; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DDH}	high level supply voltage		0	250	V
V _{DDL}	low level supply voltage		0	14	V
VI	input voltage		0	V _{DDL}	V
V _{Idm}	differential mode input voltage		-6	+6	V
V _{om}	measurement output voltage		0	V _{DDL}	
V _{oc}	cathode output voltage		V _{DDL}	V _{DDH}	V
V _{fb}	feedback output voltage		V _{DDL}	V _{DDH}	V
l _{in} ,l _{ip}	input current		0	1	mA
I _{ocsmL}	low non-repetitive peak cathode output current	flashover discharge = $100 \ \mu C$	0	5	A
I _{ocsmH}	high non-repetitive peak cathode output current	flashover discharge = 100 nC	0	10	A
P _{tot}	total power dissipation		0	1.9	W
T _{stg}	storage temperature		-55	+150	°C
Tj	junction temperature		-20	+150	°C
V _{es}	electrostatic handling				
	human body model (HBM)		-	> 1500	V
	machine model (MM)		-	> 400	V

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

QUALITY SPECIFICATION

Quality specification "SNW-FQ-611 part E" is applicable, except for ESD Human body model see Chapter "Limiting values", and can be found in the "Quality reference handbook" (ordering number 9398 510 63011).

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER ⁽¹⁾		UNIT	
R _{th j-a}	thermal resistance from junction to ambient in free air	56	K/W	
R _{th j-c}	thermal resistance from junction to case	12	K/W	

Note

1. External heatsink not required.

TDA6101Q

CHARACTERISTICS

Operating range: T_{amb} = -20 to 65 °C; V_{DDH} = 180 to 210 V; V_{DDL} = 10.8 to 13.2 V; V_{ip} = 2.6 to 5 V;

 $V_{om} = 1.4 \text{ V to } V_{DDL}$. Test conditions (unless otherwise specified): $T_{amb} = 25 \text{ °C}$; $V_{DDH} = 200 \text{ V}$; $V_{DDL} = 12 \text{ V}$; $V_{ip} = 5 \text{ V}$; $V_{om} = 6 \text{ V}$; $C_L = 10 \text{ pF}$ (C_L consists of parasitic and cathode capacitance); measured in test circuit Fig.3.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
IDDH	quiescent HIGH voltage supply current	$V_{oc} = 0.5 V_{DDH}$	3.5	4.4	5.5	mA
I _{DDL}	quiescent LOW voltage supply current	$V_{oc} = 0.5 V_{DDH}$	2.2	2.8	3.5	mA
I _{bias}	input bias current	$V_{oc} = 0.5 V_{DDH}$	0	-	20	μA
I _{offset}	input offset current	$V_{oc} = 0.5 V_{DDH}$	-3	-	+3	μA
I _{om(offset)}	offset current of measurement output	$\label{eq:loc} \begin{split} I_{oc} &= 0 \; \mu A; \\ -1.0 \; V < V_{1-3} < 1.0 \; V; \\ 1.4 \; V < V_{om} < V_{DDL} \end{split}$	-5	0	+5	μA
$\frac{\Delta I_{\rm om}}{\Delta I_{\rm oc}}$	linearity of current transfer	$\begin{array}{l} -10 \; \mu A < I_{oc} < 3 \; mA; \\ -1.0 \; V < V_{1-3} < 1.0 \; V; \\ 1.4 \; V < V_{om} < V_{DDL} \end{array}$	0.9	1.0	1.1	
Voffset	input offset voltage	$V_{oc} = 0.5 V_{DDH}$	-50	-	+50	mV
V _{oc(min)}	minimum output voltage	V ₁₋₃ = -1 V	-	-	20	V
V _{oc(max)}	maximum output voltage	V ₁₋₃ = -1 V	V _{DDH} – 12	_	-	V
GB	gain-bandwidth product of open-loop gain: V _{fb} / V _{i, dm}	f = 500 kHz; V _{ocDC} = 100 V	-	0.8	-	GHz
B _S	small signal bandwidth	V _{ocAC} = 60 V (p-p); V _{ocDC} = 100 V	7	9	-	MHz
BL	large signal bandwidth	V _{ocAC} = 100 V (p-p); V _{ocDC} = 100 V	5.5	7	-	MHz
t _{pd}	cathode output propagation delay time 50% input to 50% output	$ \begin{array}{l} V_{ocAC} = 100 \; V \; (p\mbox{-}p); \\ V_{ocDC} = 100 \; V \; square \\ wave; \; f < 1 \; MHz; \\ t_r = t_f = 40 \; ns; \\ see \; Figs \; 4 \; and \; 5 \end{array} $	27	38	49	ns
t _r	cathode output rise time 10% output to 90% output	V_{oc} = 50 to 150 V square wave; f < 1 MHz; t _f = 40 ns; see Fig.4	43	55	68	ns
t _f	cathode output fall time 90% output to 10% output	V_{oc} = 150 to 50 V square wave; f < 1 MHz; t _r = 40 ns; see Fig.5	43	55	68	ns
t _s	settling time 50% input to (99% < output < 101%)	$\begin{array}{l} V_{ocAC} = 100 \ V \ (p\mbox{-}p); \\ V_{ocDC} = 100 \ V \ square \\ wave; \ f < 1 \ MHz; \\ t_r = t_f = 40 \ ns; \\ see \ Figs \ 4 \ and \ 5 \end{array}$	-	-	350	ns
SR	slew rate between 50 V to 150 V	$V_{1-3} = 2 V (p-p)$ square wave; f < 1 MHz; $t_r = t_f = 40 \text{ ns}$	-	1700	_	V/µs

TDA6101Q

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Ov	cathode output voltage overshoot	$ \begin{array}{l} V_{ocAC} = 100 \ V \ (p\mbox{-}p); \\ V_{ocDC} = 100 \ V \ square \\ wave; \ f < 1 \ MHz; \\ t_r = t_f = 40 \ ns; \\ see \ Figs \ 4 \ and \ 5; \ note \ 1 \end{array} $	_	9	-	%
SVRRH	high supply voltage rejection ratio	f < 50 kHz; note 2	-	85	-	dB
SVRRL	low supply voltage rejection ratio	f < 50 kHz; note 2	-	70	-	dB

Notes

1. If the difference between V_{DDL} and V_{ip} is less than 7 V, overshoot cannot be specified.

 SVRR: The ratio of the change in supply voltage to the change in input voltage when there is no change in output voltage.

Cathode output

The cathode output is protected against peak currents (caused by positive voltage peaks during high-resistance flash) of 5 A maximum with a charge content of 100 μ C.

The cathode is also protected against peak currents (caused by positive voltage peaks during low-resistance flash) of 10 A maximum with a charge content of 100 nC.

Flashover protection

The TDA6101Q incorporates protection diodes against CRT flashover discharges that clamp the cathode output pin to the V_{DDH} pin. The DC supply voltage at the V_{DDH} pin has to be within the operating range of 180 to 210 V to ensure that the Absolute Maximum Rating for V_{DDH} of 250 V will not be exceeded during flashover. To limit the diode current, an external 820 Ω carbon high-voltage resistor in series with the cathode output and a 2 kV spark gap are needed (for this resistor-value, the CRT has to be connected to the main PCB). This addition produces an increase in the rise and fall times of approximately 5 ns and a decrease in the overshoot of approximately 3%.

V_{DDH} to GND must be decoupled:

- With a capacitor >20 nF with good HF behaviour (e.g. foil). This capacitance must be placed as close as possible to pins 6 and 4, but definitely within 5 mm.
- 2. With a capacitor >10 μ F on the picture tube base print (common for three output stages).

V_{DDL} to GND must be decoupled:

 With a capacitor >20 nF with good HF behaviour (e.g. ceramic). This capacitance must be placed as close as possible to pins 2 and 4, but definitely within 10 mm.

Switch-off behaviour

The switch-off behaviour of the TDA6101Q is defined: when the bias current becomes zero, at V_{DDL} (pin 2) lower than approximately 5 V, all the output pins (pins 7, 8 and 9) will be high.

TDA6101Q



TDA6101Q



1995 Feb 07

TDA6101Q



1995 Feb 07

TDA6101Q

TEST AND APPLICATION INFORMATION

Dissipation

Regarding dissipation, distinction must first be made between static dissipation (independent of frequency) and dynamic dissipation (proportional to frequency).

The static dissipation of the TDA6101Q is due to high and low voltage supply currents and load currents in the feedback network and CRT.

The static dissipation equals:

$$\mathsf{P}_{\mathsf{stat}} = \mathsf{V}_{\mathsf{DDL}} \times \mathsf{I}_{\mathsf{DDL}} + \mathsf{V}_{\mathsf{DDH}} \times \mathsf{I}_{\mathsf{DDH}}$$

$$+ V_{oc} \times I_{oc} - V_{fb} \times \left(\frac{V_{fb}}{R_{fb}} \right)$$

R_{fb} = value of feedback resistor.

I_{oc} = DC value of cathode current.

The dynamic dissipation equals:

$$\mathsf{P}_{\mathsf{dyn}} = \mathsf{V}_{\mathsf{DDH}} \times (\mathsf{C}_{\mathsf{L}} + \mathsf{C}_{\mathsf{fb}} + \mathsf{C}_{\mathsf{int}}) \times \mathsf{f}_{\mathsf{i}} \times \mathsf{V}_{\mathsf{o}(\mathsf{p}-\mathsf{p})} \times \delta$$

 C_L = load capacitance.

 C_{fb} = feedback capacitance (\approx 150 fF).

 C_{int} = internal load capacitance (~ 4 pF).

f_i = input frequency.

V_{o(p-p)} = output voltage (peak-to-peak value).

 δ = non-blanking duty-cycle (\approx 0.8).

The IC must be mounted on the picture tube base print to minimize the load capacitance (C_L) .