TSA5511

FEATURES

- Complete 1.3 GHz single chip system
- Low power 5 V, 35 mA
- I°C-bus programming.
- In-lock flag
- Varicap drive disable.
- Low radiation
- Address selection for Picture-In-Picture (PIP), DBS funer
- Analog-to-digital converter
- 8 bus controlled ports (5 for T\$A5511T), 4 open collector outputs (bi-directional)
- Power-down flag

APPLICATIONS

- TV tuners
- VCR Tuners

DESCRIPTION

The TSA5511 is a single chip PLL. trequency synthesizer designed for TV tuning systems. Control data is entered via the I2C-bus; five serial bytes are required to address the device, select the oscillator frequency, programme the eight output ports and set the charge-pump current. Four of these ports can also be used as input ports (three general purpose I/O ports, one ADC). Digital information. concerning those ports can be read. out of the TSA5511 on the SDA line (one status byte) during a READ operation. A flag is set when the loop is "in-lock" and is read during a READ operation. The device has one fixed PC-bus address and 3. programmable addresses, programmed by applying a specific voltage on Port 3. The phase comparator operates at 7 8125 kHz when a 4 MHz crystal is used.



QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP	MAX.	UNIT
Voc	supply voltage	-	5	-	٧
icc	supply current	-	35		mA
Δf	frequency range	64	-	1300	MHz
V _I	input voltage level				
	80 MHz to 150 MHz	12	_	300	mV
	150 MHz to 1 GHz	9	-	300	mV
	1 GHz to 1.3 GHz	40	-	300	mγ
f _{XTAL}	crystal oscillator	32	4	4.48	MHz
l _o	open-collector output current	10		-	mA
l _o	current, limited output current	-	1		mA
Terre	operating ambrent temperature	-10		80	Ç
	range				
T _{stp}	storage temperature range (IC)	-4 0	-	150	nC

ORDERING INFORMATION

EXTENDED		PACKAGE						
TYPE NUMBER	PINS	PIN POSITION MATERI		CODE				
TSA5511	18	DIŁ	plastic	SOT102				
T\$A5511T	16	50	plastic	SOT109				
TSA5511AT	20	so	plastic	SOT163				

TSA5511







Fig.1 Block diagram.

TSA5511







PINNING

SYMBOL	PIN DIL 18	PIN SO16	PIN 8020	DESCRIPTION	
PD	1	1	1	charge-pump output	
Q1	2	2	2	crystal oscillator input 1	
Q2	3	3	3	crystal oscillator input 2	
0.0.			4	not connected	
SDA	4	4	5	serial dala input/output	
SCL	5	5	6	serial clock input	
P7	6	6	7	port output/input (general purpose)	
n c.			В	not connected	
P6	7	7	9	port output/input for general purpose ADC	
P5	8	8	10	port output/input (general purpose)	
P4	9	9	11	port output/input (general purpose)	
P3	10	10	12	port output/input for address selection	
P2	11		13	port output	
пс		11		not connected	
P1	12		14	port output	
P0	13		15	port output	
Voc	14	12	16	voltage supply	
RF _{INI}	15	13	17	UHF/VHF signal input 1	
RFIND	16	14	18	UHF/VHF signal input 2 (decoupled)	
V _{CC}	17	15	19	GND	-
UD	18	15	20	drive output	

TSA5511

FUNCTIONAL DESCRIPTION

The TSA5511 is controlled via the two-wire I°C-bus. For programming, there is one module address (7 bits) and the R/W bit for selecting READ or WRITE mode.

WRITE mode : $R/\overline{W} = 0$ (see Table 1)

After the address transmission (first byte), data bytes can be sent to the device. Four data bytes are needed to fully program the TSA5511. The bus transceiver has an

auto-increment facility which permits the programming of the TSA5511 within one single transmission (address + 4 data bytes).

The TSA5511 can also be partially programmed on the condition that the first data byte following the address is byte 2 or byte 4. The meaning of the bits in the data bytes is given in Table 1. The first bit of the first data byte transmitted indicates whether frequency data (thist bit = 0) or charge pump and port information (first bit = 1) will follow. Until an PC-bus STOP condition is sent by

the controller, additional data bytes can be entered without the need to re-address the device. This allows a smooth frequency sweep for fine tuning or AFC purpose. At power-on the ports are set to the high impedance state.

The 7.8125 kHz reference frequency is obtained by dividing the output of the 4 MHz crystal oscillator by 512. Because the input of UHF/VHF signal is first divided by 8 the step size is 62.5 kHz. A 3.2 MHz crystal can offer step sizes of 50 kHz

Table 1 Write data format

	MSB	MSB						LSB	LSB		
Address	1	1	0	0	0	MA1	MA0	0	Α	byte 1	
Programmable divider	0	N14	N13	N12	N11	N1ΰ	ИЭ.	N8	Α	byte 2	
Programmat)le divider	N7	N6	N5	N4	N3	N2	N1	ИО	A	byte 3	
Charge-pump and test bits	1	CP	T1	та	1	1	1	os	Α	byte 4	
Output ports control bits	P7	P6	P5	P4	P3	P2*	P1"	P0*	A	byte 5	

note

not valid for TSA5511T

MA1, MA0 programmable address bits (see Table 4)

A acknowledge bit

 $N = N14 \times 2^{14} + N13 \times 2^{19} + ... + N1 \times 2^{1} + N0$

CP charge-pump current

CP = 0 50 μA CP = 1 220 μA

P3 to P0 = 1 limited-current output is active
P7 to P4 = 1 open-collector output is active
P7 to P0 = 0 output are in high impedance state

 $T1 = 1 P6 = f_{ret}, P7 = f_{ret}$

T0 = 1 3-state charge-pump

OS = 1 operational amplifier output is switched off (varicap drive disable)

TSA5511

FUNCTIONAL DESCRIPTION (continued)

READ mode : $R/\overline{W} = 1$ (see Table 2)

Data can be read out of the TSA5511 by setting the R/W bit to 1. After the slave address has been recognized, the TSA5511 generates an acknowledge pulse and the first data byte (status word) is transferred on the SDA line (MSB first). Data is valid on the SDA line during a high position of the SCL clock signal.

A second data byte can be read out of the TSA5511 if the processor generates an acknowledge on the SDA line. End of transmission will occur if no acknowledge from the processor occurs.

The TSA5511 will then release the data line to allow the processor to generate a STOP condition. When ports P3 to P7 are used as inputs, they must be programmed in their high-impedance state. The POR flag (power-on-reset) is set to 1 when V_{CC} goes below 3 V and at power-on. It is reset when an end of data is detected by the TSA5511 (end of a READ sequence).

Control of the loop is made possible with the in-lock flag FL which indicates (FL = 1) when the loop is

phase-locked. The bits I2, I1 arxt I0 represent the status of the I/O ports P7, P5 and P4 respectively. A logic 0 indicates a LOW level and a logic 1 a HIGH level (TTL levels). A built-in 5-level ADC is available on I/O port P6. This converter can be used to feed AFC information to the controller from the IF section of the television as illustrated in the typical application circuit in Fig. 5. The relationship between bits A2, A1 and A0 and the input voltage on port P6.

is given in Table 3.

Table 2 Read data format

	MSB	SB					LSB			
Address	1	1	0	0	D	MA1	MAO	1	Α	byte 1
Status byte	POR	FL	12	I1	10	A2	A1	AD	-	byte 2

POR	power-on-reset flag. (POR = 1 on power-on)
FL	in-lock flag (FL = 1 when the loop is phase-locked)
12, 11. 10	digital information for I/O ports P7, P5 and P4 respectively
A2. A1, A0	digital outputs of the 5-level ADC Accuracy is 1/2 LSB (see Table 3)

Address selection

The module address contains programmable address bits (MA1 and MA0) which together with the I/O port P3 offers the possibility of having several synthesizers (up to 3) in one system. The relationship between MA1 and MA0 and the input voxtage I/O port P3 is given in Table 4.

MSB is transmitted first.

TSA5511

Table 3 A/D converter levels

Voltage applied on the port P8	A2	A1	A0
0.6 V _{cc} to 13.5 V	1	0	0
0.45 V _{cc} to 0.6 V _{cc}	0	1	1
0.3 V _{cc} to 0.45 V _{cc}	0	1	0
0.15 V _{cc} to 0.3 V _{sc}	D	a	1
0 to 0.15 V	0	0	0

Table 4 Address selection

MA1	MAO	Voltage applied on port P3
Ð	0	0 to 0.1 V _{cc}
0	1	always valid
1	0	0.4 to 0.6 V _{GC}
1	1	0.9 V _{cc} to 13 5 V

LIMITING VALUES

In accordance with Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	MIN,	MAX.	UNIT
Voc	supply voltage	-0.3	6	٧
V,	charge-pump output voltage	-03	Vcc	٧
V _p	crystal (O1) input voltage	-0.3	V _{cc}	٧
V _z	serial data input/output	03	6	٧
V ₅	serial clock input	-0.3	6	٧
V ₅₋₁₃	P7 to P1 I/O voltage	-03	+16	٧
V ₁₅	prescaler input	-0.3	Vec	٧
V _{IS}	drive output voltage	-0.3	V _{cc}	٧
l _a	P7 to P0 output current (open collector)	-1	15	mA
l,	SDA output current (open collector)	1	5	mA
Tug	storage temperature range (IC)	-40	+150	°C
T _i	maximum junction temperature		150	"Ċ

THERMAL RESISTANCE

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
FI _{1-1-H}	from junction to ambient in free air (OIL18)	-	80	K/W
	from junction to ambient in free air (SO16)		110	K/W
	from junction to ambient in free air (SO20)		80	K/W

TSA5511

CHARACTERISTICS

 $V_{\rm CC}$ = 5 V, $T_{\rm ano}$ = 25 °C; unless otherwise specified All pin numbers refer to DIL 18 version

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Functiona	l range					
Vec	supply voltage range		4.5		5.5	٧
T _{amb}	operating embient temperature range		-10	-	80	°C
folk	clack input frequency		64		1300	MHz
N	divider		256	_	32767	
las	supply current		25	35	50	mA
x - xL	crystal oscillator		3.2	4	4.48	MHz
Z,	input impedance (pin 2)		480	400	-320	Ω
	input level	$V_{\rm cc}$ = 4.5 V to 5.5 V; $T_{\rm amb}$ = -10 to 80 °C; see typical sensitivity curve in Fig. 6				
	f = 80 to 150 MHz		12/ 25	_	300/2.6	mV/dBm
	f ≤ 150 to 1000 MHz		9/-28	_	300/2 6	mV/dBm
	f = 1000 to 1300 MHz		40/-15	-	300/2 6	mV/dBm
A	prescaler input resistance see SMITH chart in Fig. 7		-	50	-	73
С	input capacitance		-	2	-	₽Ë
Output po	rts (current-limited) P0-P3		•	•	•	•
اره	leakage current	V ₁₂ = 13 5 V	_	_	10	μΑ
l _{uck}	output sink current	$V_{10} = 12 \text{ V}$	0.7	1.0	15	mA
Output po	rts (open collector) P4-P7 (see note 1)				
ارن	leakage current	V ₀ = 13 5 V			10	μА
Var	output voltage LOW	I ₉ = 10 mA; note 2	_	_	0.7	٧
input P3	,		<u>'</u>	1	1	I
lo4	input current HIGH	V _{OF} = 13.5 V	-	_	10	μΑ
lo.	input current LOW	V _{OL} = 0 V	-10	_	_	μA
inpul port	s P4-5, P7			1		
VŁ	input voltage LÓW		_	_	0.8	٧
V _F	input voltage HIGH		27	-	-	٧
l _{II} .	input current HIGH	V ₆ = 13.5 V			10	μА
ابر	input current LOW	V ₆ = 0 V	-10	-	-	μА
Input port	P6	I		1	1	
ін	input current HIGH	$V_7 = 13.5 \text{ V}$	_	_	10	μА
l _{IL}	input current LOW	V ₂ = 0 V	10	-	_	μA


TSA5511

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
SCL and S	DA inputs					
V _M	input voltage HtGH		3.0		5.5	٧
V _I ,	input voltage LOW		_	-	15	٧
l _H	input current HIGH	V ₅ = 5 V, V ₅₅ = 0 V;	-		10	μ Α
		$V_{s} = 5 \text{ V}, V_{cc} = 5 \text{ V}$	-		10	μ A
ار	input current LOW	$V_5 = 0 \ V_1 \ V_{\infty 0} = 0 \ V_2$	-10	-	-	μA
		$V_5 = 0 \ V_1 \ V_{CC} = 5 \ V$	-10	-	_	μА
Output SD	A (open collector)					
lie	leakage current	V4 = 5 5 V	-	-	10	μА
V ₁	output voltage	$I_4 = 3 \text{ mA}$			0.4	٧
Charge-pu	imp output PD			•		•
I'H	input current HIGH (absolute value)	GP = 1	90	220	300	μA
¹ıı	input current LOW (absolute value)	CP = 0	22	50	75	дA
Vo	output voltage	in-lock	1.5	-	2.5	V
l _{lutek}	off-state leakage current	T0 = 1	-5	-	5	лА
Operation	al amplifier output UD (test mode : 7	0 = 1)	•			
V ₁₉	output voltage	$V_{iL} = 0 V$		-	100	mV
V _{ta}	output voltage when switched-off	OS = 1; V _{1L} = 2 V	-		200	πV
G	operational amplifier current gain;	OS = 0; V _m = 2 V;	2000	-	-	
	$ 1_{\rm rig}/(1_{\rm r}+1_{\rm rigork}) $	$I_{10} = 10 \mu A$				


Notes to the characteristics


- 1. When a port is active, the collector voltage must not exceed 6 V.
- 2. Measured with a single open-collector port active.

TSA5511



TSA5511





TSA5511

Fig.8 Loop filter.

FLOCK FLAG DEFINITION (FL)

When the FL flag is 1, the maximum frequency deviation (AI) from stable frequency can be expressed as follows:

 $\Delta I = \pm \frac{1}{4} K_{200} \times K_{01} \times I_{00} \times (C1 + C2) \times (C1 \times C2)$

where:

oscillator stope (Hz/V) $K_{\nu c\alpha}$ charge-pump current (A) عها


4 x 10E6 K_{o}

C1 and C2 loop lifter capacitors

FLOCK FLAG APPLICATION

- K_{vco} = 16 MHz/V (UHF band)
- I_c₂ ≃ 220 µA
- C1 = 180 nF
- C2 = 39 nF

	MIN.	MAX.	UNIT
Time span between actual phase lock and Fu-flag setting	1024	1152	με
Time span between the loop losing lock and FL-flag resetting	0	128	μS





Purchase of Philips IPC components conveys a license under the Philips IPC patent to use the components in the I°C system provided the system conforms to the I°C specification defined by Phitips. This specification can be ordered using the code 9398-358 10011.